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ABSTRACT In this paper, a low noise high gain 
CMOS amplifier for minute nerve signals is pre- 
sented. By using a mixture of weak- and strong 
inversion transistors, optimal noise suppression in 
the amplifier is achieved. A continuous-time offset- 
compensation technique is utilized in order to min- 
imize impact on the amplifier input nodes. The 
method for signal recovery from noisy nerve signals 
is presented. A prototype amplifier is realized in a 
standard digital 0.5 pm CMOS single poly, n-well 
process. The prototype amplifier features a gain of 
80 dB over a 3.6 kHz bandwidth, a CMRR of more 
than 87dB and a PSRR greater than 84dB. The 
equivalent input referred noise in the bandwidth of 
interest is 5nV/&. The amplifier power con- 
sumption is 275 pW. 
1 1NTRODUCTION 
Thousands of individuals sustain damages to the 
central nervous system, e.g. spinal chord injury, 
stroke, etc. which potentially results in paralyzed 
limbs. However, such damages usually leave the 
nerves and muscles in the limbs unaffected. In re- 
cent years, biomedical research has focused on re- 
trieving nervous information from the natural sen- 
sors of the body and using this to activate paralyzed 
muscles by Functional Electrical Stimulation (FES) 
[ 1, 21. Succesful trials have been conducted using 
external devices, correcting dropfoot in early schly- 
rosis patients [I], and restoring basic hand functions 
[ 2 ] ,  by using natural sensor feedback. 
Our involvement comes from developing im- 
plantable ASICs for both sensing neural informa- 
tion and for stimulating muscles through FES. An 
implantable stimulator has been developed and is 
reported in [3]. Developing implantable devices, 
reduces the risk for infection as skin continuity is 
ensured. Also, the need for external sensors which 
need calibration, may be bulky and are subject to 
mechanical stress limiting device life-span [ 11, is 
eliminated by using the natural sensors of the body. 
This paper reports the implementation of the pro- 
posed MOSFET amplifier in [4], for amplification 
of minute nerve signals. 
I/ To External Control Unit- 
Inductive Link 
Fig. 1: Proposed nerve signal recovery implant. 
2 PROPOSED SENSING IMPLANT 
The overall sensing system for implantation to be 
developed is shown in fig. 1. 
The electrical contact with the nerve is obtained 
using a so-called cufl electrode [l, 21. The cuff 
electrode has a length of 10-20 mm and is placed 
around the nerve trunk. It has a contact resistance 
of about 5 kfl and provides a differential nerve sig- 
nal of about f 1 0 p V .  Control signals, data trans- 
mission and power supply are conveyed through the 
inductive link, dictating a very small supply current, 
on the order of a few hundred p A .  
The signal from the cuff is AC-coupled to remove 
inherent DC offsets. Due to the very small signal 
amplitude, it is necessary to preamplify the signal 
prior to any processing. The preamplifier increases 
the input amplitude from f 1 0  p V  to f l O O  mV. As 
we are not interested in the absolute value of the 
signal, gain variation of 10%-15% can be tolerated. 
The nerve signals reside primarily in the bandwidth 
400 < fn  < 4000Hz [2], giving the necessary am- 
plifier bandwidth. 
After amplification the signal is anti-aliased and 
A/D converted. Some local processing to recover 
the nerve signal is then performed and the resulting 
signal is transmitted to the external control system 
through the inductive link. 
3 SIGNAL RECOVERY 
The technique used for signal recovery [ l ,  21, sam- 
ples the nerve signal at fs = 10 kHz. After A/D con- 
version, the signal is rectified, integrated and down- 
sampled to fr = 20 Hz, giving the signal envelope. 
The nerve signal can be described as a zero mean 
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Fig. 2: Amplifier schematic. 
stochastic variable V, with variance and mean: 
(T: = E {V:} andpn = E{Vn} = 0 
The rectified signal V, and its mean are given by: 
V, = @and p, = E {f i )  
We can thus find the variance of the rectified signal: 
(T, = E  (Vr - 
2 {  
Assuming a gaussian distribution of V,, the mean 
of V, can be found to be: = man. Insert- 
ing pr in eq. (1) yields the rectified signal variance: 
a: = 0: (1 - 2/7r). The variance of the downsam- 
pled signal is reduced by the ratio of sampling fre- 
quencies k = fs / f r .  Thus the SNR of the down- 
sampled signal is: 
SNR = 10 log ( k p : / ( ~ T )  2 29 dB, f s  = 10 kHz 
Though this SNR may seem low, it is sufficient to 
determine the state of a human nerve. 
4 AMPLIFIER 
A diagram of the designed amplifier is shown in fig. 
2. Transistors denoted by a 'c' are used as cascodes. 
The amplifier consists of two amplification stages 
with similar topology, each has a gain of 100. 
4.1 First stage 
Due to the small amplitude of the input signal, it is 
of prime importance that the noise of the input tran- 
sistors is kept to a minimum. The amplifier induced 
noise should remain below the thermal noise inher- 
ent to the cuff electrode. The input referred noise in 
a strong inversion MOSFET is given by [5] :  
The first term of eq. (2) is the thermal noise in the 
MOSFET and the second term is the flicker (110 
noise, where Kf is a process-dependent constant. 
In general, l/f noise is found to be lower in P-MOS 
than in N-MOS transistors [6], thus P-MOS transis- 
tors are used in the input differential pair. Eq. (2) 
shows that the thermal noise is minimized by max- 
imizing the transconductance h. Using the EKV- 
model, the gm of the MOSFET in weak- and strong 
inversion can be shown to be [7 ] :  
Weak inversion: gm, eak = I D / ~ V T  
Strong inversion: gm, strong = 2nlD/Veff 
Where n Y 1.25 is the slope factor and the ther- 
mal voltage VT Y 26.7mV at 37°C. The ratio of 
the transconductances is: h, eak/gm, strong 2: 5.6 
for a typical effective voltage of 300 mV. Thus, by 
biasing the input transistors in weak inversion, we 
can obtain maximum thermal noise suppression for 
a given ID. So in order to obtain a low input re- 
ferred noise, most of the amplifier current is drawn 
by M1 and M2. 
The DC gain of stage 1 is given by: 
Provided M1, M2 and M3 in fig. 2 are biased in 
weak inversion. Thus the gain can set by device 
dimensions. The prerequisite of eq. ( 3 )  is that 
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the gate-source voltages of M1, M2 and M3 are 
equal. This is ensured by letting a scaled current 
I B / k ,  flow through the diode-connected M4 and 
using vG4 to bias M3. M4 is accordingly scaled 
(W/L), = l / k  (WIL),, and will also be working 
in weak inversion. The source/drain voltage of M3 
is set equal to zero by a common mode feedback cir- 
cuit. All current source transistors (M6-M10) oper- 
ate in strong inversion to minimize their noise con- 
tribution [ 5 ] .  
Gain variation due to device dimension mismatch 
can be minimized by layout techniques. The gain is 
however also dependent on the slope factor n. It 
can be shown that n is ultimately dependent on the 
substrate doping concentration Nsub. For variations 
in Nsub of &1 order of magnitude, the variation in n 
was found to be less than lo%, which is acceptable. 
4.2 Offset cancellation 
As the inherent threshold offset A&,, present in 
the input pair M1, M2 indeed may be orders of 
magnitude larger than the input signal, it will force 
the input stage out of weak inversion. Hence some 
scheme for offset cancellation is needed. To avoid 
the clock-feedthrough problems of switched meth- 
ods, a continuous time scheme is utilized. 
In fig. 2, the output of stage 1 is LP filtered and 
used to control source transistors M6 and M8 to 
match the current offset in M1 and M2. As we are 
not interested in DC, this scheme is applicable pro- 
vided the time constant around the control loop is 
large enough. In fig. 3, the simulated bias currents 
I l ,  I2 and the measured output voltages of stage 1 
are shown vs input DC-offset. Fig. 3 shows that off- 
sets < 3.5 mV will be compensated. Some residual 
offset will remain at the output due to device mis- 
match in the control loop and is N 1.1 mV in fig. 3.  
Using this scheme will cause some bias current 
mismatch in M1 and M2. The operating point 
Typ. Input Offset (Stage 1) < 4OpV 
> 87 dB, f < 100 kHz 
> 84 dB, f < 100 kHz 
5 nV/ JHZ 
Gain 10000 f 10% 
Eauiv. inuut referred noise 
Table 1: Measured Ampl&er Performance. 
transconductance of M1 and M2 is given by [7]: 
The current offset can be modelled by letting a 
small pertubation AVGS, offset the operating point: 
gmi = gm exp (fAvGS/nVT) > i = 1, 2 (4) 
As ~AVGSI << nVT, we can use a 1st order approx- 
imation for eq. (4). Thus the total transconductance 
of the differential pair can be expressed: 
Hence to a first order approximation, the gain of the 
stage will not be affected. 
4.3 Second stage 
The second amplification stage basically has the 
same topology as’the first stage, only all transistors 
are now in strong inversion. Due to the magnitude 
of the signals in the second stage, weak inversion 
operation is not applicable here. Using the EKV 
model in strong inversion, we find the gain to be: 
As the transistors are biased in strong inversion, 
the inherent offset can be tolerated as this will not 
bring the transistors out of saturation. However, 
AC-coupling the two stages was done in the exper- 
imental setup to minimize the contribution to offset 
from the first stage. 
Thus by choosing the gain to 100 for both stages, 
a total gain of 80 dB is achieved. 
5 EXPERIMENTAL RESULTS 
A test chip with the proposed amplifier has been 
fabricated in a standard digital 0.5 pm, single poly, 
N-well CMOS process. Table 1 summarizes the 
measured performance of the amplifier. Fig. 4 
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Fig. 4: Measured spectrum at the ampliJier output. 
shows the output power spectrum for an input sine 
at 1 kHz and amplitude qn N 22 pVrmS. The total 
distortion power is -33 dB below the fundamental, 
equivalent to a THD of 2.2 %, which is acceptable 
for for our application. The circuit draws 91.5 pA 
from a 3 V  supply, thus consuming 275puW. The 
measured output magnitude frequency response is 
shown in fig. 5. For frequencies f < 100kHz, 
the amplifier has a CMMR > 87dB and a PSSR 
> 84dB. The equivalent input referred noise over 
the signal bandwidth is 5 nV/1/Hz, equivalent to a 
maximum SNR of 21 36 dB. 
Some gain variation was observed in the test 
chips. These variations are mainly due to offsets 
in the common mode voltage of stage 1, which in 
turn modulates the gain as VGS of M3 is altered. 
The simple scheme of using a single fixed bias 
transistor as load, does not provide high linerarity 
as seen from fig. 4. However, as the signal recovery 
method only provides an SNR of approx. 29 dB, the 
THD is within acceptable bounds. 
6 CONCLUSIONS 
In this paper an amplifier for minute nerve signals 
was presented. The utilization of weak inversion in- 
put transistors, with maximized & / I D  to suppress 
inherent device noise, has been shown to be feasible 
for the very tight power consumption limits inher- 
ent to implantable devices. 
For offset cancellation, a continuous-time sche- 
me by tuning bias currents was used. This was done 
in order to avoid the dynamic offsets introduced by 
switching schemes, which potentially could be far 
larger than the minute input signal itself. A con- 
dition of this method is that only AC-information 
needs to be amplified as DC is filtered out. 
Finally, the characteristics of a test chip with 
a prototype amplifier was presented. The proto- 
_t_l 
10’ 1 o2 1 o3 1 o4 1 o5 
Fig. 5: AmpliJier magnitude frequency response. 
type exhibits performance within the boundaries put 
forth. Some harmonic distortion is present, and the 
SNR is limited. However, for the used signal recov- 
ery method, these are within acceptable range. 
Frequency/[Hz] 
7 ACKNOWLEDGMENT 
This work was supported by the Danish Medical 
Research Council. 
REFERENCES 
M. K. Haugland, Natural Sensory Feedback for 
Closed-loop Control of Paralyzed Muscles. Ph.D. 
thesis, University of Aalborg, 1994. 
A. Lickel, Restoration of Lateral Hand Grasp in a 
Tetraplegic Patient Applying Natural Sensory Feed- 
back. Ph.D. thesis, University of Aalborg, 1998. 
G. Gudnason, E. Bruun and M. Haugland, “An im- 
plantable mixed analog/digital neural stimulator cir- 
cuit”, IEEE ISCAS, Orlando, FL., May 30-June 2 
K. Papathanasiou and T. Lehmann, “An implantable 
CMOS nerve signal conditioning system for record- 
ing nerve signals with cuff electrodes”, IEEE IS- 
CAS, Geneva, May 28-31,2000, pp. 281-4. 
K. G. Lamb, S. J. Sanchez and W. T. Holman, “A 
low noise operational amplifier design using sub- 
threshold operation”, IEEE Midwest Symp. Circuits 
Syst., Notre Dame, IN, August 9-12, 1998, pp. 35-8. 
J. Chang, A. A. Abidi and C. R. Viswanathan, 
“Flicker noise in CMOS transistors from subthre- 
hold to strong inversion at various temperatures”, 
IEEE Trans. On Electron Devices, vol. 41, 1994, pp. 
C. C. Enz, “The EKV Model: A Most Model 
Dedicated to Low-Current and Low-Voltage Ana- 
logue Circuit Design and Simulation”, Low-Power 
HF Microelectronics A Unijied Approach (G. A. S. 
Machado, ed.), IEE, 1996, pp. 247-99. 
1999, pp. 375-8. 
1965-71. 
1186 
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on March 23,2010 at 08:47:34 EDT from IEEE Xplore.  Restrictions apply. 
